## PENDING CLAIMS

Claim 1 (Previously Amended) An integrated circuit comprising:

a thin film of metal oxide material; and

a hydrogen barrier layer located to inhibit the diffusion of hydrogen to said metal oxide material, said hydrogen barrier layer comprising a hydrogen barrier layer material selected from the group consisting of: strontium tantalate, bismuth tantalate, and tantalum oxide.

Claim 2 (Original) An integrated circuit as in claim 1 wherein said metal oxide comprises a perovskite.

Claim 3 (Original) An integrated circuit as in claim 1 wherein said metal oxide comprises a material with a dielectric constant of 20 or more.

Claim 4 (Original) An integrated circuit as in claim 1 wherein said metal oxide comprises a ferroelectric material.

Claim 5 (Original) An integrated circuit as in claim 1 wherein said metal oxide comprises a layered superlattice material.

Claim 6 (Original) An integrated circuit as in claim 5 wherein said layered superlattice material comprises one or more of the following chemical elements: strontium, calcium, barium, bismuth, lead, yttrium, scandium, lanthanum, antimony, chromium, thallium, titanium, tantalum, hafnium, tungsten, niobium, zirconium, oxygen, fluorine and chlorine.

Claim 7 (Original) An integrated circuit as in claim 6 wherein said layered superlattice material comprises a material selected from the group comprising strontium bismuth tantalate, strontium bismuth niobate and solid solutions thereof.

Claim 8 (Original) An integrated circuit as in claim 7 wherein said layered superlattice material comprises strontium, bismuth, tantalum and niobium in relative molar proportions corresponding to the stoichiometric formula  $SrBi_y(Ta_{1-x}Nb_x)_2O_9$ , wherein  $0 \le x \le 1$  and  $2.0 \le y \le 2.2$ .

Claim 9 (Canceled)

Claim 10 (Previously Amended) An integrated circuit as in claim 1 wherein

Serial No. 09/998,469
Remarks Responsive To
Office Action Mailed 06/16/03

Page 2 183863v2 said hydrogen barrier layer material comprises strontium tantalate.

An integrated circuit as in claim 1 wherein said integrated (Original) Claim 11 circuit comprises a capacitor having a first electrode and a second electrode, and said metal oxide material is located between said first and second electrodes.

An integrated circuit as in claim 11 wherein said Claim 12 (Original) capacitor is a ferroelectric capacitor and said metal oxide comprises a ferroelectric material.

An integrated circuit as in claim 12 wherein said (Original) Claim 13 ferroelectric material comprises a layered superlattice material.

An integrated circuit as in claim 1 wherein said integrated (Original) Claim 14 circuit comprises a field effect transistor (FET) comprising a substrate and a gate electrode, and said metal oxide material is located between said substrate and said gate electrode.

An integrated circuit as in claim 14 wherein said FET is a (Original) Claim 15 ferroelectric FET and said metal oxide material comprises a ferroelectric material.

An integrated circuit as in claim 15 wherein said (Original) Claim 16 ferroelectric material comprises a layered superlattice material.

An integrated circuit as in claim 1 wherein said hydrogen (Original) Claim 17 barrier layer is between 30 nanometers and 100 nanometers (nm) thick.

An integrated circuit as in claim 17 wherein said Claim 18 (Original) hydrogen barrier layer is between 70 nm and 90 nm thick.

(Canceled) Claim 19

An integrated circuit as in claim 1 wherein said integrated (Original) Claim 20 circuit includes a semiconducting substrate, and said metal oxide material is located between said hydrogen barrier layer and said substrate.

An integrated circuit as in claim 20 wherein said (Original) Claim 21 integrated circuit includes a wiring layer and a second hydrogen barrier layer located above said wiring layer.

An integrated circuit as in claim 1 wherein said integrated (Original) Claim 22 circuit further includes a substrate and a wiring layer, said metal oxide material is located

between said wiring layer and said substrate, and said hydrogen barrier layer is located above said wiring layer.

÷

Claim 23 (Original) An Integrated circuit as in claim 1 wherein said hydrogen barrier layer material comprises a primary hydrogen barrier layer material and said hydrogen barrier layer further includes a supplemental hydrogen barrier layer material different from said primary hydrogen barrier layer material.

Claim 24 (Original) An integrated circuit as in claim 23 wherein said supplemental hydrogen barrier layer material comprises silicon nitride or allumina.

Claim 25 (Original) An integrated circuit as in claim 23 wherein said supplemental hydrogen barrier layer is conducting.

Claim 26 (Original) An integrated circuit as in claim 23 wherein said supplemental hydrogen barrier layer is insulating.

Claim 27 (Original) An integrated circuit as in claim 23 wherein said supplemental hydrogen barrier layer is adjacent to and in direct contact with said primary hydrogen barrier layer.

Claim 28 (Previously Amended) An integrated circuit comprising:

a thin film of metal oxide material; and

a hydrogen barrier layer located to inhibit the diffusion of hydrogen to said metal oxide material, said hydrogen barrier layer comprising an amorphous hydrogen barrier layer material selected from the group consisting of: strontium tantalate, bismuth tantalate, and tantalum oxide.

Claim 29 (Original) An integrated circuit as in claim 28 wherein said integrated circuit comprises a capacitor having a first electrode and a second electrode, and said metal oxide material is located between said first and second electrodes.

Claim 30 (Original) An integrated circuit as in claim 29 wherein said capacitor is a ferroelectric capacitor and said metal oxide comprises a ferroelectric material.

Claim 31 (Original) An integrated circuit as in claim 30 wherein said ferroelectric material comprises a layered superlattice material.

Claim 32 (Original) An integrated circuit as in claim 28 wherein said integrated circuit comprises a field effect transistor (FET) comprising a substrate and a gate electrode, and said metal oxide material is located between said substrate and said gate electrode.

÷

Claim 33 (Original) An integrated circuit as in claim 32 wherein said FET is a ferroelectric FET and said metal oxide material comprises a ferroelectric material.

Claim 34 (Original) An integrated circuit as in claim 33 wherein said ferroelectric material comprises a layered superlattice material.

Claim 35 (Original) An integrated circuit as in claim 28 wherein said hydrogen barrier layer is between 30 nanometers and 100 nanometers (nm) thick.

Claim 36 (Original) An integrated circuit as in claim 28 wherein said amorphous material has a crystallization temperature of greater than 650°C.

Claim 37 (Original) An integrated circuit as in claim 28 wherein said amorphous material comprises a primary hydrogen barrier layer and wherein said integrated circuit further comprises a supplemental hydrogen barrier layer that is crystalline.

Claim 38 (Previously Amended) An integrated circuit comprising:

a thin film of metal oxide material; and

a multiple layer hydrogen barrier layer located to inhibit the diffusion of hydrogen to said metal oxide material, said hydrogen barrier layer comprising a primary hydrogen barrier layer material and a supplemental hydrogen barrier layer material, said primary hydrogen barrier layer material being different than said supplemental hydrogen barrier layer material, wherein said primary and supplemental materials are either both conducting or both insulating, and wherein said primary hydrogen barrier layer and said supplemental hydrogen barrier layer both inhibit diffusion of hydrogen to said metal oxide material from essentially the same direction over the majority of the length of the shortest one of said primary hydrogen barrier layer and said supplemental hydrogen barrier layer.

Claim 39 (Original) An integrated circuit as in claim 38 wherein said supplemental material is located in contact with said primary material.

Claim 40 (Original) An integrated circuit as in claim 38 wherein said primary

material and said secondary material are both conducting.

Claim 41 (Original) An integrated circuit as in claim 38 wherein said primary material and said secondary material are both insulating.

Claim 42 (Original) An integrated circuit as in claim 38 wherein said primary material is more compatible with said metal oxide material and is located closer to said metal oxide material.

Claim 43 (Original) An integrated circuit as in claim 42 wherein said primary material comprises one of the chemical elements that is in said metal oxide material.

Claim 44 (Original) An integrated circuit as in claim 43 wherein said metal oxide material is a layered superlattice material.

Claim 45 (Original) An integrated circuit as in claim 44 wherein said primary material comprises material selected from the group consisting of: strontium tantalate, bismuth tantalate, tantalum oxide, titanium oxide, zirconium oxide and aluminum oxide.

Claim 46 (Original) An integrated circuit as in claim 38 wherein said supplemental material comprises a material selected from the group consisting of silicon nitride and allumina.

Claim 47 (Previously Withdrawn) A method of making an integrated circuit comprising:

providing a substrate;

depositing a metal oxide thin film on said substrate;

forming a hydrogen barrier layer over said metal oxide thin film, said hydrogen barrier layer comprising a material selected from the group consisting of: strontium tantalate, bismuth tantalate, tantalum oxide, titanium oxide, zirconium oxide and aluminum oxide; and

performing an integrated circuit fabrication process utilizing or producing hydrogen; wherein said step of forming includes locating said hydrogen barrier layer in a location where it inhibits diffusion of said hydrogen into said metal oxide thin film.

Claim 48 (Previously Withdrawn) A method as in claim 47 wherein said step of forming a hydrogen barrier layer comprises metalorganic chemical vapor deposition

(MOCVD) of a liquid precursor.

Claim 49 (Previously Withdrawn) A method as in claim 48 wherein said MOCVD is conducted at a temperature of between 300°C and 650°C.

÷

Claim 50 (Previously Withdrawn) A method as in claim 49 wherein said temperature is between 400°C and 500°C.

Claim 51 (Previously Withdrawn) A method as in claim 49 wherein said temperature is 450°C or less.

Claim 52 (Previously Withdrawn) A method as in claim 48 wherein said MOCVD is conducted at a pressure of from 1 mbar to 10 mbars.

Claim 53 (Previously Withdrawn) A method as in claim 52 wherein said pressure is 3 mbars.

Claim 54 (Previously Withdrawn) A method as in claim 48 wherein said MOCVD includes mixing said liquid precursor with an inert carrier gas selected from the group consisting of nitrogen and argon.

Claim 55 (Previously Withdrawn) A method as in claim 54 wherein said inert carrier gas is argon.

Claim 56 (Previously Withdrawn) A method as in claim 54 wherein the flow of said inert carrier gas is between 100 cubic centimeters per minute and 400 cubic centimeters per minute.

Claim 57 (Previously Withdrawn) A method as in claim 48 wherein said liquid precursor includes an organic solvent comprising at least one compound selected from the group consisting of tetrahydrofuran, methyl ethyl ketone, isopropanol, methanol, xylene, n-butyl acetate, octane, 2-methoxyethanol, toluene, diethylethane, 1,4-dioxane and hexane.

Claim 58 (Previously Withdrawn) A method as in claim 57 wherein said organic solvent is toluene.

Claim 59 (Previously Withdrawn) A method as in claim 58 wherein said liquid precursor comprises a double alkoxide.

Claim 60 (Previously Withdrawn) A method as in claim 59 wherein said double alkoxide comprises a double ethoxide.

Claim 61 (Previously Withdrawn) A method as in claim 60 wherein said ethoxide comprises strontium tantalum penta ethoxide - 2-methoxy ethoxide.

Claim 62 (Previously Withdrawn) A method of making an integrated circuit comprising:

providing a substrate;

depositing a metal oxide thin film on said substrate;

forming a hydrogen barrier layer over said metal oxide thin film using metalorganic chemical vapor deposition (MOCVD) of a liquid precursor; and

performing an integrated circuit fabrication process utilizing or producing hydrogen; wherein said step of forming includes locating said hydrogen barrier layer in a location where it inhibits diffusion of said hydrogen into said metal oxide thin film.

Claim 63 (Previously Withdrawn) A method as in claim 62 wherein said MOCVD is conducted at a temperature of between 300°C and 650°C.

Claim 64 (Previously Withdrawn) A method as in claim 63 wherein said temperature is between 400°C and 500°C.

Claim 65 (Previously Withdrawn) A method as in claim 63 wherein said temperature is 450°C or less.

Claim 66 (Previously Withdrawn) A method of making an integrated circuit comprising:

providing a substrate;

depositing a metal oxide thin film on said substrate;

forming a hydrogen barrier layer over said metal oxide thin film; and performing an integrated circuit fabrication process utilizing or producing hydrogen; wherein said step of forming is entirely performed at a temperature of 600°C or less.

Claim 67 (Previously Withdrawn) A method as in claim 66 wherein said step of forming is entirely performed at a temperature of 450°C or less.

Claim 68 (Previously Added) An integrated circuit as in claim 38 wherein said primary hydrogen barrier layer material comprises amorphous material and wherein said supplemental hydrogen barrier layer material comprises crystalline material.